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Abstract—This paper proposes a double-line-frequency 
current ripple (DLFCR) reduction strategy for PV 
micro-inverter. A power predictive scheme is established 
according to the output power mathematical model of 
prestage full-bridge DC/DC converter (PFDDC), which is 
the basis of the proposed DLFCR reduction strategy. The 
control effect is analyzed with considering parameters 
estimation error and the analysis results show that the 
proposed strategy has good dynamic performance and 
robust performance. The small signal model of the PFDDC 
has been established to design the voltage-loop 
parameters. The bandwidth of the system controlled by the 
power predictive scheme is large, which can effectively 
reduce the design complexity because no parameter is 
needed to design for power prediction. Experimental 
verifications are presented to verify the analysis. 
 
Index Terms—PV micro-inverter, DLFCR reduction, 
power prediction, current prediction, robust performance. 
 
I. INTRODUCTION 
OMPARED with the centralized and the string 
photovoltaic (PV) generation system[1]-[2], PV AC 
module has been paid more and more attention due to the 
following advantages: mitigating the shading effect and 
mismatch problem, low installation cost, plug and play 
operation, high flexibility. The inverter used in AC module is 
called micro-inverter (MI) because of its low power, whose 
typical value is 100~300W [3]. A lot of researches have 
focused on improving the efficiency, reliability, topology and 
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cost reduction, etc [4]–[25]. 
The most commonly used topology used in MI is based on 
flyback converter [9] or interleaved flyback converter [10]. 
With the increasing of photoelectric transformation efficiency, 
the output power of a single PV panel becomes large. The rated 
power of MI is 500W in [11]. Thus, MIs based on other 
topologies, which can easily achieve higher efficiency with 
higher power, are also studied, such as forward[12], 
half-bridge[13], current-fed and voltage-fed push-pull 
[14]-[15], current-fed isolated dual-boost[16], various kinds of 
resonant full-bridge converter [17]-[18].  
The lifespan of MI should match lifespan of the PV cell. 
However, MI is usually operated in harsh environment, such as 
top of building or barren desert. The electrolytic capacitor is 
used to smooth the DC voltage but it decreases the lifespan of 
MI. The film capacitor has longer lifespan but its capacitance is 
too small with the same volume. Larger double-line-frequency 
current ripple (DLFCR) component will be included in output 
current of PV panel if the electrolytic capacitor is substituted by 
the film capacitor with smaller capacitance. The DLFCR will 
cause lower energy harvest of PV panel [19]. So, the DLFCR 
must be removed by proper control strategy or additional active 
power decoupling circuit (APDC) used to store the energy 
difference between PV panel and the grid.  
According to [3], MI was classified into three categories: 
with pseudo DC-link[20], with DC-link[21] and without 
DC-link[22]. If MI has a pseudo DC-link or hasn’t DC-link, the 
APDC must be inserted into the circuit to buffer the power 
different because there is no other element for energy storing in 
MI. There are two decoupling strategies to control the power 
flow between the PV panel, the APDC, and the AC grid. One is 
the whole PV power decoupling [23] and the other is sectional 
PV power decoupling [24]-[25]. The efficiency of MI with 
whole PV power decoupling is low due to its loss in APDC. 
The APDC in [24] is paralleled with the PV panel and it 
contains a boost converter with a synchronous switch. The 
power difference is controlled by the paralleled boost 
converter. Different from conventional power decoupling 
method, the scheme in [25] is discussed from the point of the 
current decoupling. The DLFCR can be well reduced by the 
APDC. However, the additional APDC increases the cost and 
complexity of MI and the efficiency is decreased due to the loss 
in APDC. 
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Fig. 1. The PV MI based on full-bridge converter. 
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Fig. 2. Theoretical waveforms and switching time of the PFDDC. Note that uGS1 
- uGS4 represent control signal of relative switches, uAB is the output voltage 
across point A and point B, iL is buffering inductor current, uCD is the output 
voltage across point C and point D, irec1 and irec2 are the current through rectifier 
diodeD1 and D2 respectively, iPV is input current of the PFDDC. 
The MI with DC-link is equipped a large capacitor to filter 
the harmonic. This capacitor can be used to buffer the power 
difference between the PV panel and the AC grid. The DC bus 
capacitor is used to realize this function in some medium power 
converter [26]-[28]. There are two closed-loop to control the 
prestage DC/DC converter [26]. The design key is that the 
open-loop gain of the outer voltage-loop at 
double-line-frequency must be a very small value to suppress 
DLFCR, which results to a low bandwidth and slow dynamic 
performance of the converter. A notch filter, whose resonant 
frequency is at double-line frequency, can be inserted after the 
voltage-loop regulator to reduce the gain at double-line 
frequency [27]. The added notch filter only affects the phase of 
the system in a small frequency bands. Thus, the bandwidth can 
be enlarged greatly and the effect of DLFCR reduction is better 
than that in [26]. A current-fed full-bridge converter is used to 
reduce the DLFCR with the two freedom control strategy [28]. 
One variable is the duty cycle to control the energy flowing 
from the input-side. The other variable is the phase-shift 
between the two legs to control the energy flowing into the 
output-side. The DLFCR is reduced by a resonant controller of 
the inner current-loop with a high gain at 
double-line-frequency. The prestage circuit in [26]-[27] 
belongs to voltage-fed converter and their open gain from 
input-side current to the DC bus voltage is large. Thus, a large 
filter capacitor of the DC bus voltage must be equipped to 
reduce the voltage ripple [26]-[27]. So, the capacitor with large 
capacitance must be equipped for the DC bus filter, but it will 
shorten the lifespan if it is used in MI. The performance of the 
converter in [28] is excellent. However, the circuit topology is 
too complex and its cost is expensive for MI.  
In this paper, simple DLFCR reduction scheme with good 
dynamic performance for PV MI should be found to solve the 
shortcomings mentioned above, such as additional circuit, 
complex control strategy and lifespan limited by a certain 
element, etc. The current predictive strategy is commonly used 
in dual active bridge (DAB) [29], which can effectively enlarge 
the bandwidth of the converter and increase the capacity of the 
current tracking. The effect of DLFCR reduction is bad if the 
current predictive strategy is directly used in MI because of 
non-linear relationship between the input current of MI and the 
predictive current. There are also other model predictive 
methods used in power electronic converters for realizing 
maximum power point tracking (MPPT), seamless transfer 
between different modes, power decoupling, etc [30] - [34]. 
However, these methods cannot be used in the MI for reducing 
DLFCR without APDC [34]. In this paper, the topology is 
properly designed according to the characteristic of MI and the 
mathematical model is derived for establishing the power 
predictive scheme, which can effectively reduce DLFCR 
component in the output current of the PV panel. 
II. CHARACTERISTIC AND OPERATIONAL PRINCIPLE OF 
THE SELECTED FULL-BRIDGE TOPOLOGY 
The input voltage of a single PV panel is low and it has to be 
stepped up significantly to match the utility voltage. A 
transformer is commonly used to boost the voltage. The 
proposed topology for PV MI is based on an isolated full-bridge 
converter, as shown in Fig. 1, which includes a prestage 
full-bridge DC/DC converter (PFDDC) and a poststage DC/AC 
inverter (PDAI). The PFDDC is used to interface the PV panel, 
where a buffering inductor and a high frequency transformer 
are used to couple a high-frequency inverter formed by S1-S4 
and the double-voltage rectifier. The PFDDC is different from 
the conventional voltage-fed full-bridge with LC low-pass 
filter. The PDAI is a full-bridge topology modulated by 
double-frequency unipolar sinusoidal pulse width modulation 
(SPWM) strategy and it isn’t the emphasis of this paper. We 
focus on the study of the PFDDC and its control strategy for 
DLFCR reduction. 
Based on the symbols and signal polarities shown in Fig. 1, 
the theoretical waveforms of the PFDDC in discontinuous 
conduction mode (DCM) are shown in Fig. 2. The intervals in 
Fig. 2 describe the various operational steps during a switching 
cycle of the PFDDC. Setting the duty cycle is 
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Where, Ts is the switching cycle of the converter.  
The inverter formed by S1-S4 in the PFDDC is adopted 
phase-shift modulation strategy, as shown in Fig. 2. The current 
in DCM is convenient to achieve zero current switching (ZCS) 
for switches S2 and S4 in lagging leg. The switches S1 and S3 
in leading leg can realize zero voltage switching (ZVS) if the 
parasitic capacitor (or external paralleled capacitor) of switches 
is large enough. The turn-on and turn-off time of the rectifier 
diodes D1 and D2 are always happens at zero current time. 
Thus, there is almost no reverse recovery loss to rectifier 
diodes. 
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Fig. 3. Current and voltage waveforms showing the referencing instances of the 
buffering inductor current. 
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Fig. 4. The simulation waveform of current predictive control. 
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Fig. 5. Realization of power predictive scheme and its simulation results. (a) 
Flowchart, (b) The simulation waveform. 
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Fig. 6.  The control strategy for the PFDDC of the MI. 
III. POWER PREDICTIVE SCHEME AND CORRESPONDING 
DLFCR REDUCTION STRATEGY 
A. Principle of the current predictive scheme 
A current predictive control scheme is proposed for DAB in 
[29], which can effectively enlarge the bandwidth of 
current-loop and improve dynamic performance. In other words, 
a proper phase shift angle for DAB can be calculated for the 
converter using the current predictive scheme, which is 
established in terms of the mathematical model of the converter. 
This current predictive scheme can be introduced into the 
PFDDC in this paper. The current and voltage waveforms of the 
PFDDC for current predictive scheme establishment is shown 
in Fig. 3. With the known parameters, such as the input voltage 
UPV, the DC bus voltage UDC of the PFDDC, the duty cycle Dcp 
can be obtained according to the slope of the current iL shown in 
Fig. 3. 
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The peak current iL can reach its reference value iLp_ref in a 
half switching cycle after using the duty cycle in (2). The 
advantage of the current predictive scheme is that the current 
can track its reference value quickly. It is different from that of 
the conventional current-loop, where the current iL is rectified 
and filtered before its feedback [29]. 
Fig. 4 shows the simulation result of current tracking. It can 
be seen that the current can track its reference in a switching 
cycle. It should be mentioned that the current sensor can be 
removed due to current in DCM in this paper and zero current 
from the beginning of every half switching cycle. However, the 
current sensor must be equipped in [29] because the inductor 
current is operated in continuous conduction mode (CCM) and 
the current at the beginning of every switching cycle must be 
measured for duty cycle calculation. 
The essential content of DLFCR reduction strategy is to 
guarantee that the mean value of the input-side current iPV, 
shown in Fig. 2, is constant. However, the mean value of iPV 
isn’t proportional to peak value of iL and their relationship is 
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Where, IPV is the mean value of current iPV. It can be seen that 
the value of IPV is related to UDC, which is fluctuant in every line 
cycle because of power difference between the PV panel and 
the AC grid. So, double-line-frequency harmonic is also 
included in IPV if the current predictive scheme is adopted. 
B. Principle of the power predictive scheme 
The energy can be transmitted from PV-side to DC bus side 
only when uAB≠0 from Fig. 3. In a switching cycle, the 
relationship between iPV and iL is as Eq. (4). 
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The mean value of iPV can also be expressed as (5) according 
to the relationship in (4). 
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Where, Dpp is duty cycle which can make the output power 
equal to expected value. Therefore, the power in the PV-side is 
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8
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So, the duty cycle can be achieved if the expected output 
power P is known in terms of (6). 
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Fig. 7.  The LFCR reduction sketch map. 
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In the actual prototype, UPV and UDC are approximately equal 
in the two adjacent switching cycle. So, we can achieve the duty 
cycle in the (k+1)th switching cycle Dpp(k+1) from the 
measurement parameters in the kth switching cycle, which is 
shown in (7). 
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Where, P* is the expected output power in the (k+1)th 
switching cycle. The duty cycle in (8) can make that the output 
power of PV MI equal to P* in the next switching cycle. The 
input current is constant if the power reference P* is constant, 
which can effectively solve DLFCR problem in PV-side. 
Fig.5(a) shows the flowchart of the power predictive scheme 
and Fig. 5(b) shows the simulation result of power tracking 
condition after using the power predictive scheme shown in 
Fig.5(a), where P* and P are the power reference and actual 
output power of the PFDDC, respectively. A step in Fig. 5b 
represents a half switching cycle. 
C. DLFCR reduction strategy based on power prediction 
The two stage converters in PV MI are controlled separately. 
The MPPT of PV panel and the DLFCR reduction are fulfilled 
by the PFDDC. The DC bus voltage control and the high 
quality grid current is performed by the PDAI. The control 
strategy for the PDAI with LCL filter is same as literature [35], 
which is our previous work. It doesn’t be discussed here. 
The emphasis of this paper is DLFCR reduction strategy 
under large fluctuation amplitude of UDC after adopting small 
capacitance of film capacitor. The output voltage reference 
value of the PV panel UPV* can be achieved from the MPPT 
algorithm and the PV panel voltage UPV is controlled to track its 
reference UPV*. Generally, the output signal of the outer 
voltage loop regulator acts as the reference value of the inner 
current-loop. If the current predictive scheme in [29] is adopted, 
there is a considerable DLFCR in the current IPV because of the 
effect of DC bus voltage fluctuation shown in (3). An important 
task to PV MI is to reduce DLFCR. Thus, the output current of 
the PV panel includes the large low frequency component. 
The proposed control strategy for the PFDDC, which is 
based on the scheme in (8), is shown in Fig. 6. The output of the 
outer voltage loop regulator acts as the power reference value 
P* and the duty cycle Dpp can be achieved from Eq. (8). The 
calculated duty cycle Dpp can guarantee that the output power 
can follow up its reference P* in a switching cycle. If P* is 
constant, the output power of the PFDDC is constant. On one 
hand, the output power of the PV panel is constant. On the other 
hand, there is no DLFCR component in the output current of the 
PV panel. 
There may be some error between the actual output power P 
and its reference value P* after using the calculated duty cycle 
Dpp from power predictive scheme because of the effect of 
kinds of nonlinear factors, such as sensing precision, estimation 
errors and line impedance. The following content is to estimate 
the control precision with these errors. 
Setting Lˆ  is the estimated value of the buffering inductor L, 
the duty cycle Dpp can be achieved from Eq. (8). 
ˆ8 *
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According to Eq. (6), the actual power P is expressed as (10) 
if the duty cycle in (9) is applied to the PFDDC. 
ˆ
*
L
P P
L
=        (10) 
It can be seen that the actual power isn’t equal to its reference 
P* and there is a linear relationship between them as long as the 
estimation error exists. However, the current iL drops to zero in 
every half switching cycle and the power error doesn’t 
accumulate cycle by cycle. So, the power error doesn’t result in 
system instability. Moreover, there is no direct relationship 
between the power reference value P* and the maximum output 
power of the PV panel. The power reference value P* is 
determined by the PV panel power and the other parameters of 
the PFDDC. For example, in a certain environment, the 
maximum output power of the PV panel can reach PPV=280W. 
If P*=300W, the actual output power P=250W when 
ˆ / 5/ 6L L = . The absorbing power PPV of the input capacitor Cin 
is greater than that of its releasing power P, that is to say, 
280W=PPV>P=250W. This power difference will result in 
rising of the voltage UPV. The rising voltage UPV inevitably 
leads to further increasing of the power reference P* from Fig. 
6 (parameters of voltage-loop is negative shown in (17)). When 
P*=336W ( ˆ / */ PVL L P P= ), the output power of the PV panel 
PPV is equal to the actual power P (280W) and the converter is 
in steady state. That is to say, the estimation error won’t affect 
the operation of the converter. 
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Fig. 8.  Equivalent circuit of the photovoltaic cell. 
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Fig. 9.  The control diagram for the former stage of the MI. 
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Fig. 10.  The bode diagram of control system before and after compensating. 
Only the estimation error of the buffering inductor L is 
considered in Eq. (10). The other parameters, such as the turns 
ratio of the transformer n, the estimation error of the PV voltage 
UPV(k) and the DC bus voltage UDC(k), will also result in error 
between P and P*. Here, we can’t express it any more. 
Generally, the estimation errors of these three parameters are 
small. The power difference doesn’t accumulate even if the 
estimation error is large.  
Fig.7 shows waveforms of the PFDDC after using the control 
strategy based on the power predictive scheme. The waveforms 
are given only in a half line-cycle because the ripple frequency 
in the DC bus voltage is two times of line-frequency. The DC 
bus voltage UDC has double line frequency harmonic 
component because of difference between input power PPV and 
AC grid power PG. It should be noted that PPV and PG are all the 
mean power in switching cycle. The rising time of iL is 0.5DTs. 
According to (7), the higher UDC makes the larger duty cycle 
Dpp (Dx shown in Fig. 7) and small rising slope of iL, and vice 
versa, the lower UDC makes the smaller duty cycle Dpp (Dy 
shown in Fig. 7) and large rising slope of iL. It makes a constant 
mean value IPV in every half switching cycle. The last aim of the 
proposed strategy in Fig. 6 is to realize constant output power 
by the predictive duty cycle. Thus, the power PPV is constant in 
steady state and there is no DLFCR in the input current. 
IV. THE PARAMETER DESIGN OF THE VOLTAGE-LOOP 
REGULATOR 
The control strategy with current inner-loop and the voltage 
outer-loop for the prestage DC/DC converter had been 
proposed in [26]. The DLFCR can be effectively reduced by 
proper control parameters design of current-loop, voltage-loop, 
and gain at specific frequency. However, the dynamic 
performance of the converter is bad due to the small bandwidth 
of the voltage-loop. The proposed power predictive scheme 
change the principle of DLFCR reduction and the bandwidth of 
the voltage-loop is greatly enlarged. The specific design 
process is as follows. 
The equivalent circuit of the PV panel and its filter capacitor 
is shown in Fig. 8 [28]. Where, Impp and Rmpp are the current and 
the impedance of the PV panel in maximum power. 
The mean value equation to the capacitor Cin in a switching 
cycle is expressed in (11). 
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The small disturbance of each parameter is introduced into 
(11) to achieve the small-signal model. The disturbance model 
can be obtained after cancel the DC component and high-order 
component. So,  
~
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~ ~ ~
( ) ( ) ( )PV DC
in in
Y Z
U s d s U s
sC X sC X
= +
+ +
   (13) 
So, 
~
pv _ d ~
( )
(s)= =
( )
PV
U
in
U s Y
G
sC Xd s +
     (14) 
The simple control diagram of the proposed strategy is 
shown in Fig. 9 with the small-signal model. Where, GCV(s) is 
the transfer funcion of PV voltage regulator. The link of power 
predictive scheme in Fig. 6 can be viewed as a proportional 
component because the duty cycle Dpp can be obtained from (8) 
within a switching cycle. Hr(s) is the transfer function of the 
feedback filter, which is a firstorder low-pass filter with corner 
frequency of 1/3 switching frequency in experiment and its 
expression is 
r 5
1
(s)=
1.2 10 1
H
s− +
      (15) 
The total open-loop transfer function is shown in Fig. 10 
with the compensator. 
v cv pv _ d(s) (s) (s) (s)r UT KG H G=    (16) 
According to the parameters shown in the next section, the 
bode plot before and after the compensation of the control 
system with 350W can be achieved. The used regulator of the 
PV voltage-loop is  
cv
5500
(s) 5G
s
= − −      (17) 
The bandwidth of the control system is 35Hz, which is far 
greater than that in [26]. The phase margin is 75°and it can 
enough guarantee the stability of the converter. The DLFCR 
reduction is mainly fulfilled by the power predictive scheme. 
Thus, there is almost no DLFCR component in UPV. The total 
open-loop gain is -8dB at 100Hz, which can sufficient 
guarantee that there is almost no DLFCR component in the 
power reference value P*. 
DC
source
Active 
bridge
HF
Xformer
AC/DC
rectifier Line-F
DC/AC
inverter
Ca2
La
Ua
Ca1
ia
 
(a) 
PV
panel
Active 
bridge
HF
Xformer
Active 
bridge Line-F
DC/AC
inverter
Cb3
Cb2
Cb1
Ub
ib
Ub2Ub1
 
(b) 
PV
panel
Active 
bridge
HF
Xformer
AC/DC
rectifier Line-F
DC/AC
inverter
Cc2
Lc
Cc1
Uc
ic
 
(c) 
Fig. 11.  Two-stage inverter configuration used in previous works for DLFCR 
reduction. (a) In [26-27]. (b) In [28]. (c) In this paper. 
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Fig. 12.  Control schematic used in previous works for DLFCR reduction. (a) In 
[26]. (b) In [27]. (b) In [28]. (d) In this paper. 
TABLE I 
PERFORMANCE ANALYSIS AMONG DIFFERENT STRATEGIES USING 
DC BUS CAPACITOR AS BUFFERING ELEMENT 
 in[26]
 in[27]
 in[28]
 in this 
paper
Topology 
configuration
simple
simple
simple
complex
Closed 
loop
two
two
one
two
Complexity 
of realization
easy
hard
easiest
hard
E-capacitor 
used
yes
yes
no
no
DLFCR 
component
small
small
Almost no
Almost no
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V. PERFORMANCE COMPARISON BETWEEN DIFFERENT 
DLFCR REDUCTION STRATEGIES 
There are many strategies for DLFCR reduction [19, 23-28]. 
The proposed strategy can be used in two-stage inverter and DC 
bus filter capacitor acts as the power buffering element to 
reduce DLFCR. This characteristic is same as that of [26-28]. 
However, there are many distinctive characteristics in the 
proposed strategy. 
The two-stage inverter configurations in [26-28] and in this 
paper are shown in Fig. 11. The topology in [26] is same as the 
topology in [27], as shown in Fig.11 (a). The prestage converter 
has a LC filter, composed of La and Ca2, in the output terminal 
and it belongs to the voltage-fed converter. DC bus voltage Ua 
is selected as the outer voltage-loop feed-back variable and 
filter current ia is selected as the inner current-loop feed-back 
variable. The control objective is to hold the current ia constant. 
There is a voltage pulsation across DC bus filter capacitor 
because it acts as the energy buffering element. As a result, 
there is a power pulsation in the output terminal of the prestage 
converter, which results in a small DLFCR in the input current 
of the prestage converter. Thus, a large capacitance must be 
selected as DC bus filter to decrease DC bus voltage pulsation. 
The capacitors are 2200μF and 1000μF in [32] and [33] 
respectively and the output frequency and the rated power of 
the corresponding inverter is 60Hz/1.6kW and 400Hz/2kW 
respectively. Therefore, the electrolytic capacitor is inevitably 
used as DC bus filter. 
In [28], a type of current-fed prestage converter is adopted, 
as shown in Fig. 11 (b). The configuration of the prestage 
converter is complex due to two active full-bridge and many 
reactive elements. Researchers select the PV panel voltage Ub 
as the outer voltage-loop feed-back variable and select input 
current ib as the inner current-loop feed-back variable. One 
advantage of these two closed-loops control is that the output 
current of PV panel is directly controlled. There is no DLFCR 
in the output current of PV panel if the two closed-loops are 
well designed. The other advantage is that DC bus voltage is 
controlled by the poststage inverter and large voltage pulsation 
is allowed across DC bus capacitor. The selected DC bus 
capacitor is 120μF for 5kW rated power. Thus, so small 
capacitance make it possible to use the film capacitor. 
The inductor is in series with the primary-winding of the 
transformer in this paper, as shown in Fig. 11 (c). Its 
corresponding current ic is a high-frequency AC and it is hard to 
directly act as current feedback variable. So, we only use a 
single PV voltage-loop to control the prestage converter with 
the proposed power predictive link. This strategy not only has 
the same two advantages owned by the strategy in [28], but also 
has the advantage of simple circuit configuration and simple 
realization.  
In previous works, control systems are all configuration of 
two closed-loops. The voltage-loop must have very low 
loop-gain at DLF to guarantee no DLF signal in current 
reference. The current-loop-gain must have high loop-gain at 
DLF to realize good performance of current tracking. In [26], 
the compensators of two closed-loops are all regular PI 
regulator with a pole at high frequency (20kHz or higher 
frequency), as shown in Fig. 12 (a). The result of the controller 
design is the outer loop has a very low bandwidth and the 
dynamic performance of the converter is very poor.  
In order to improve the dynamic performance of the inverter, 
researchers in [27] added a notch filter after the PI regulator of 
voltage-loop, as shown in Fig. 12 (b). It can effectively 
decrease the gain at DLF and improve the bandwidth of the 
system. A small drawback of this strategy is realization of the 
controller is complex.  
A resonant link is added into the current-loop regulator for 
high loop gain and good current tracking performance in [28], 
as shown in Fig. 12 (c). The compensator for voltage-loop is PI 
regulator. There is another low-voltage-side voltage feedback  
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Fig. 13.  Photo of the prototype. 
TABLE II   
PARAMETERS AND ELEMENT TYPE OF THE PROTOTYPE 
Switching frequency 
for prestage 
40kHz 
Grid voltage 220 2 sin(100 ) t  
PV cell 
Maximum power：350W 
Maximum power point voltage：36V 
switches 
S1-S4: IRFB4110 
D1-D2:C3D05060A 
S5-S8:C2M0080120D 
Filter capacitors 
Cin:50μF/50V 
C1, C2:100μF/250V 
Cf:10μF/250V 
inductors 
L:2.5μH 
L1:1mH  L2:0.5mH 
transformers n=7.5 
PV voltage regulator 
Regulator:-5-5000/s, 
sample ime:12.5us 
0.2 0.4 0.6 0.8 1 1.2200
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P
  
  
(W
)
t   (s)
P
Constant output power 
in steady state 
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6
8
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(c) 
Fig. 14.  The PV MPPT process and LFCR reduction condition. (a) PV power. 
(b) PV current. (c) LFCR reduction principle. 
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(a)                                                  (b) 
Fig. 15.  The voltage and current waveforms of buffering inductor in different 
power. (a) P=310W. (b) P=230W. 
-400
-300
-200
-100
0
100
200
300
400
0.58 0.6 0.62 0.64 0.66 0.68 0.70.56
t   (s)
u
  
  
(V
)
i 
  
 (
A
) uG
100iG
0.58 0.6 0.62 0.64 0.66 0.68 0.7
360
380
400
420
440
0.56
u
  
  
(V
)
t   (s)
UDC
 
(a)                                                      (b) 
Fig. 16.  The waveforms of the second stage grid-connected inverter. (a) Grid 
voltage and current. (b) The DC voltage. 
variable Ub1, which is independent of the control schematic in 
Fig. 12 (c) and is irrelevant to DLFCR reduction. 
Fig. 12 (d) shows the control schematic in this paper. It is the 
simplest one among strategies in [26-28] and this paper because 
power predictive link has no parameters to design. Only 
parameters in voltage-regulator are needed to design, which is 
convenient to optimize system and improve the performance of 
MI. 
Tab. I gives a conclusion of the performance analysis 
mentioned above. It can be seen that the bandwidth of MI in 
this paper is large. It is noted that the bandwidth of the 
voltage-loop is 300Hz in [27], which is far greater than that of 
in [28] and this paper. The causation is that the frequency of the 
inverter is 400Hz, while they are 60Hz and 50Hz in [34] and 
this paper, respectively. 
VI. SIMULATION AND EXPERIMENT VERIFICATION 
In order to verify the proposed strategy in this paper, a 
simulation model and a 350W prototype, as shown in Fig. 13, 
are built. The parameters adopted in simulation model and 
prototype are same, all as shown in Tab. II. The most important 
parameter is the inductance of L, which is designed according 
to the principle that the current iL is in boundary conduction 
mode with its maximum output power. Moreover, the selected 
inductance of L should be less than the calculation value for 
operational margin. 
A. Simulation results 
The waveforms shown in Figs. 14-16 are all obtained from 
the simulation model with the proposed control strategy shown 
in Fig. 6. At 0.6s, the solar irradiance deceases from 950W/m2 
to 600W/m2. Figs. 14 (a) and (b) show the PV MPPT process. 
The method of MPPT is perturbation and observation and its 
step size is 0.5V to UPV* per 0.05s. The output power will 
eventually approach the MPP of the PV cell. In duration of 
every step size, there is no DLFCR in iPV and its mean value is 
constant after using the power predictive scheme shown in (8). 
Fig. 14 (c) shows the waveforms of iL, UDC and duty cycle Dpp 
of the PFDDC. The DC bus voltage is fluctuating because of 
the instantaneous power difference between the PV panel and 
the AC grid. The power predictive controller regulates the duty 
cycle according to (8) and it almost varies with the voltage UDC. 
The peak value of iL is same as waveform shown in Fig. 8. The 
varying duty cycle Dpp guarantees that the DLFCR in PV side is 
well controlled. 
Fig. 15 shows the voltage and current waveforms of 
buffering inductor in different power. The current iL is designed 
in DCM from zero to rated power. The higher power 
corresponds to the lager duty cycle. 
Fig. 16 shows the dynamic waveforms of grid side inverter. 
When the solar irradiance drops, the DC bus voltage will also  
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(d)                                                                    (e) 
Fig 17.  The waveforms of the PFDDC. (a) Waveforms of uGS4, uS4, iL and uAB. (b) Waveforms of uGS1, uS1,iL and uAB. (c) Zoomed waveforms of turn-on process of 
S1. (d) Zoomed waveforms of turn-off process of S1. (e) Waveforms of uAB, uCD, iL and reverse voltage of diode D1 uD1. 
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(a)                                                             (b) 
Fig 18.  The input current ripple suppression comparison. (a) Without DLFCR reduction strategy. (b) With DLFCR reduction strategy based on the proposed power 
predictive scheme. 
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(a)                                                   (b) 
Fig. 19.  Waveforms of MI with abrupt change of powe. (a) The PV power switching from 150W to 300W, (a) The PV power switching from 300W to 150W.
decrease and the DC bus voltage loop regulates the amplitude 
of grid current. Moreover, the low frequency component in DC 
voltage also becomes smaller because the energy buffering 
value carried out by DC bus capacitors C1 and C2 is deceased. 
B. Experimental results 
Fig. 17 shows experimental waveforms of the PFDDC in 
steady state when the output power is 300W. The waveforms of 
the voltage uAB, the current iL, and the drive voltage uGS4 and 
terminal voltage uS4 of switch S4 in lagging leg are shown in 
Fig. 17 (a). The turn-on time and turn-off time always happen at 
iL=0. Thus, S4 realizes ZCS ON and OFF. Another switch S2 in 
lagging leg has the same characteristic with the switch S4.The 
waveforms of the voltage uAB, the current iL, and the drive 
voltage uGS1 and terminal voltage uS1of switch S1 in leading leg 
are shown in Fig. 17 (b). Fig. 17 (c) and Fig. 17 (d) are the  
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Fig. 20.  Efficiency curves of the proposed MI controlled by power predictive 
scheme. 
zoomed waveforms of turn-on process and turn-off process of 
S1. It can be seen that the voltage has dropped to zero before 
turn-on time. So, S1 realizes ZVS ON. The rising time of 
terminal voltage uS1 is 0.2μs after its driven voltage uGS1 
becomes zero and this duration can enough guarantee its 
turn-off. So, S1 also realizes ZVS OFF. Another switch S3 in 
leading leg has the same characteristic with the switch S1. 
Generally, an external capacitor is paralleled with the 
switch to decrease the voltage rising slope across the switch, 
which can guarantee ZVS. The switches S2 and S4 in lagging 
leg can realize ZCS. The energy stored in junction capacitor or 
external paralleled capacitor will be wasted at the turn-on time 
to switch S2 and S4, which decreases the efficiency. Thus, the 
switches S1 and S3 in leading leg are paralleled with an 
external capacitor (10nF) for ZVS and the switches S2 and S4 
in lagging leg don’t need to parallel with an external capacitor 
for decreasing loss. The efficiency doesn’t affect much by the 
loss in junction capacitor because of its small capacitance (less 
than 1nF). 
The waveforms of the voltage uAB, uCD, the current iL, and the 
reverse voltage of diode D1 shown in Fig. 17 (e). It can be seen 
that the turn-on and turn-off time of the rectifier diode is always 
at zero current time, which can greatly decrease reverse 
recovery loss. There is a resonant process during the duration of 
zero current, as shown in Fig. 17 (e). There is almost no loss 
from this resonance due to the dinky resonant current. 
Fig. 18 shows the waveforms comparison of the PFDDC 
without DLFCR reduction strategy and with the strategy based 
on power predictive scheme. The equivalent capacitance of the 
filter C1 and C2 is 50μF and the power difference between the 
PV panel and the AC grid is buffered by the filter C1 and C2. 
The pulsation amplitude of the voltage UDC is ±40V when the 
output power is 300W as shown in Fig. 18. The capacitors C1 
and C2 can be realized by the film capacitor due to its small 
capacitors, which can prolong the lifespan of the PV MI. Fig. 
18 (a) shows the experimental waveforms of the MI without 
DLFCR reduction strategy and the waveforms include the grid 
current iG, DC bus voltage UDC, the mean value of the input 
current IPV. The mean value IPV includes large 
double-line-frequency harmonic component due to large 
fluctuation in the voltage UDC according to (6). Fig. 18 (b) 
shows the experimental waveforms of the MI with DLFCR 
reduction strategy based on the proposed power predictive 
scheme and the waveforms include the grid current iG, DC bus 
voltage UDC, the mean value of the input current IPV and the 
duty cycle Dpp calculated by the (8). The duty cycle Dpp is 
varying with the DC bus voltage UDC. Thus, the mean value of 
the input current IPV can hold constant with a proper duty cycle. 
It should be mentioned that the waveform of IPV is measured by 
using a second-order low pass filter with a 5kHz cut-off 
frequency.  
Fig. 19 shows the waveforms of UDC and IPV when the power 
of the PV has an abrupt change. Fig. 19(a) shows waveforms 
when the PV power is switching from 150W to 300W and Fig. 
19(b) shows waveforms of the opposite process. The dynamic 
performance of the DC bus voltage is slow because the 
reference amplitude of the grid current iG is obtained from the 
DC bus voltage-loop and the DC bus filter capacitors have a 
large inertia. However, the whole regulation process is gentle 
and there is no oscillation. It can be seen that there is some 
DLFCR component in the current IPV only in the dynamic 
process and almost no DLFCR component is included in the 
current IPV in steady state.  
From the simulation and experimental results, it can be seen 
that the MI has a good effect of DLFCR reduction and fast 
dynamic performance. Fig. 20 shows the efficiency curves of 
the PFDDC, the PADI and the two-stage MI. The maximum 
efficiency of the MI is 94.1%, which is located in the medium 
level of the previous work. The previous reported values of 
maximum efficiency are 90% [9], 93.8% [11] and 96% [18], 
respectively. The efficiency is not the highest one because the 
swing DC bus voltage requires the switches with higher voltage 
stress, which results in higher loss. 
The power predictive scheme in this paper is only verified in 
PV MI based on full-bridge. We find that it can be introduced to 
other topologies, such as flyback, which has been verified by 
simulation. Our next work is to establish general rules for the 
power predictive scheme in different topologies.  
VII. CONCLUSION 
This paper proposes a DLFCR reduction strategy based on 
power predictive scheme, which is derived from the 
mathematical model of the corresponding converter. The power 
predictive scheme can effectively guarantee that the output 
power of the PFDDC tracks its reference value in a switching 
cycle. Only the voltage-loop parameters are needed to design 
and it is easier to realize large bandwidth of the control system. 
So, the dynamic performance of the PFDDC controlled by the 
proposed power predictive scheme is good and the robust 
performance of the control system is also good with the 
consideration of the estimation error of the different parameters. 
Experimental results verifies the good effectiveness of the 
proposed power predictive scheme to PV MI.  
Moreover, the proposed power predictive scheme isn’t 
limited in the full-bridge DC/DC converter studied in this paper 
and it can be extended to other commonly used topologies. This 
result is proved by our preliminary simulation results and we 
will further study the characteristic of the proposed power 
predictive scheme. 
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